Abstract
Comparison of power dissipation characteristics for a range of reversible logic elements when operated with conventional and adiabatic logic switching are investigated by SPICE simulation techniques. Results show reduced power dissipation when using adiabatic logic switching but that this deviates from theoretical expectations due to the finite threshold voltage of the pMOS and nMOS devices.